Self-Calibrating Epiretinal Prosthesis in 65nm CMOS
نویسندگان
چکیده
Since their conception and success in human trials, the flexibility and spatial resolution of retinal prostheses have been of major interest. Clinical studies have revealed that hundreds of channels are needed to restore functional visual perception [1], and more sophisticated waveforms present advantages over biphasic pulses [2]. Initial designs targeted stimulation current levels up to 1mA to ensure functionality. For such designs, an output compliance of >10V was required [2,3], and HV technologies were used at the expense of area and power consumption [2-6]. Human clinical trials have recently shown that implanted electrodes present a stimulus threshold as low as 50μA [1]. In addition, advances in implant technology promise close placement of electrode array and retinal tissue, which can further decrease the required current. Thus, highly scaled LV technologies can provide alternative means to reduce area and power, and to support hundreds of flexible independent channels for fully intraocular implants. In this paper, a self-calibrating 512-channel epiretinal prosthesis in 65nm CMOS is presented. It features dual-band telemetry for power and data, clock recovery, a 2-step calibration technique to match biphasic stimulation currents, and an independent arbitrary output waveform per channel. The implant integrates coils (power and data), IC, external capacitors and electrode array using a biocompatible parylene substrate, providing a fully intraocular solution.
منابع مشابه
A fully intraocular 0.0169mm2/pixel 512-channel self-calibrating epiretinal prosthesis in 65nm CMOS
Since their conception and success in human trials, the flexibility and spatial resolution of retinal prostheses have been of major interest. Clinical studies have revealed that hundreds of channels are needed to restore functional visual perception [1], and more sophisticated waveforms present advantages over bipha-sic pulses [2]. Initial designs targeted stimulation current levels up to 1mA t...
متن کاملReducing the Power Consumption in Flash ADC Using 65nm CMOS Technology
Today, given the extensive use of convertors in industry, reducing the power consumed by these convertors is of great importance. This study presents a new method to reduce consumption power in Flash ADC in 65nm CMOS technology. The simulation results indicate a considerable decrease in power consumption, using the proposed method. The simulations used a frequency of 1 GHZ, resulting in decreas...
متن کاملReducing the Consumption Power in Flash ADC Using 65nm CMOS Technology
This paper presents a new method to reduce consumption power in flash ADC in 65nm CMOS technology. This method indicates a considerable reduction in consumption power, by removing comparators memories. The simulations used a frequency of 1 GHZ, resulting in decreased consumption power by approximately 90% for different processing corners. In addition, in this paper the proposed method was desig...
متن کاملA Monotonic Digitally Controlled Oscillator with Self- Calibration in 65nm CMOS Technology
This paper presents a self-calibration circuit to correct the non-monotonic response in the cascading digitally controlled oscillator (DCO). The proposed calibration circuit can solve the non-monotonic problem when the coarse-tuning control code is changed. The proposed DCO implemented with a standard performance 65nm CMOS process can output frequency ranges from 58.7 MHz to 481.6 MHz. And the ...
متن کاملLow Power Layout Design of Priority Encoder Using 65nm Technology
this paper provides comparative performance analysis of power and area of 4 bit priority encoder using 65nm technology. Two priority encoder approaches are presented, one with semi custom and the other with full custom. The main objective is to compare semi custom and full custom designed layout on the basis of two parameters which is power and area. Both the semi custom circuit simulation and ...
متن کامل